Structural Design of Digital Integrated Circuits
Date | slot | location and room | speaker | nature | contents | Comments |
---|---|---|---|---|---|---|
Thursday, September 26, 2019 |
from 1.45 p.m. to 5.00 p.m. |
Telecom Paris / A405 (1) |
Yves MATHIEU | lecture |
|
WARNING : do not print slides because animated slides will generate tens of unnecessary pages... Lecture 1/ Handout (may be printed) |
Thursday, October 3, 2019 |
from 1.45 p.m. to 5.00 p.m. |
Telecom Paris / A405 (1) |
Yves MATHIEU | lecture |
|
WARNING : do not print slides because animated slides will generate tens of unnecessary pages... |
Thursday October 10, 2019 | from 1.45 p.m. to 5.00 p.m. |
Telecom Paris / A405 (1) |
Yves MATHIEU | lecture/tutorials |
|
Home work: |
Thursday 0ctober 17, 2019 |
from 1.45 p.m. to 5.00 p.m. |
Telecom Paris / A405 (1) |
Yves MATHIEU |
lecture/tutorials |
Standard Cell Libraries : Design for speed, Design for low power (static power versus dynamic power), Design for test and testability Electronic Design Automation: the place and route flow. Standard Cell Characterization: the "Liberty" files. |
|
Thursday October 24, 2019 | from 1.45 p.m. to 5.00 p.m. | Telecom Paris / A405 (1) | Yves MATHIEU | practical work | Project : design and optimization of a digital standard-cell : layout | Students have to write a report on the work done during the full project. |
Thursday November 07, 2019 | from 1.45 p.m. to 5.00 p.m. | Telecom Paris / 5B01 (3) | Yves MATHIEU | practical work | Project : design and optimisation of a digital standard-cell : characterization | |
Thursday November 14, 2019 | from 1.45 p.m. to 5.00 p.m. |
Telecom Paris / 3B01 (3) |
Yves MATHIEU | practical work | Project : design and optimisation of a digital standard-cell : characterization | See downloadable files at the bottom of the page |
Thursday November 21, 2019 |
from 1.45 p.m. to 5.00 p.m. |
Telecom Paris / 3B01 (3) |
Yves MATHIEU | practical work | Project : design and optimisation of a digital standard-cell : characterization | |
Thursday November 28, 2019 | from 1.45 p.m. to 5.00 p.m. |
Telecom Paris / 3B01 (3) |
Damien QUERLIOZ |
lecture |
Impact of technology evolution: FinFET, FDSOI, nanotechnology. Design for reliability .Better Than Worst-Case Design |
|
Thursday December 5, 2019 | from 1.45 p.m. to 3.15 p.m. |
Telecom Paris / 3B01 (3) |
Yves MATHIEU |
exam | Final exam (quiz) | |
Thursday December 5, 2019 | from 3.30 p.m. to 5.00 p.m. |
Telecom Paris / 3B01 (3) |
Yves MATHIEU, |
practical work | Project : design and optimisation of a digital standard-cell : integration | |
Sunday January 12, 2019 | - | - | - | - | - | Final Report Due at 11:59 pm |
(1) Telecom-Paris, 46, rue Barrault, 75013 Paris.
(2) Centre de NanoSciences et de Nanotechnologies, Université Paris-Sud, Bat 220, 91405 Orsay Cedex, France
(3) Telecom-Paris,19, place Marguerite Perey Palaiseau
Fichier attaché | Taille |
---|---|
![]() | 6.84 Ko |
![]() | 3.4 Ko |